# **BUK9MGP-55PTS**

# Dual TrenchPLUS logic level FET

Rev. 01 — 14 May 2009

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

Dual N-channel enhancement mode field-effect power transistor in SO20. Device is manufactured using NXP High-Performance (HPA) TrenchPLUS technology, featuring very low on-state resistance, integrated current sensing transistors and over temperature protection diodes.

#### 1.2 Features and benefits

Integrated current sensors

Integrated temperature sensors

### 1.3 Applications

- Lamp switching
- Motor drive systems

- Power distribution
- Solenoid drivers

#### 1.4 Quick reference data

Table 1. Quick reference


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics, FET1					
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}$ ; $I_D = 10 \text{ A}$ ; $T_j = 25 \text{ °C}$ ; see <u>Figure 23</u> ; see <u>Figure 25</u>	-	8.6	10	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	$T_j = 25$ °C; $V_{GS} = 5$ V; see Figure 27	8100	9000	9900	A/A
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V; } I_D = 250  \mu\text{A;}$ $T_j = 25 \text{ °C}$	55	-	-	V
Static ch	aracteristics, FET2					
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}$ ; $I_D = 5 \text{ A}$ ; $T_j = 25 \text{ °C}$ ; see Figure 24; see Figure 26	-	21.3	25	mΩ
$I_D/I_{sense}$	ratio of drain current to sense current	$T_j = 25$ °C; $V_{GS} = 5$ V; see Figure 28	5910	6570	7227	A/A
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0 \text{ V; } I_D = 250  \mu\text{A;}$ $T_j = 25 ^{\circ}\text{C}$	55	-	-	V




## **Pinning information**

**Pinning information** Table 2.

		, iiii oi iii dailoii	
Pin	Symbol	Description	Simplified outline
1	G1	gate 1	
2	IS1	current sense 1	20 
3	D1	drain 1	
4	A1	anode 1	
5	C1	cathode 1	
6	G2	gate 2	
7	IS2	current sense 2	SOT163-1
8	D2	drain 2	(SO20)
9	A2	anode 2	
10	C2	cathode 2	
11	D2	drain 2	
12	KS2	Kelvin source 2	
13	S2	source 2	
14	S2	source 2	
15	D2	drain 2	
16	D1	drain 1	
17	KS1	Kelvin source 1	
18	S1	source 1	
19	S1	source 1	
20	D1	drain 1	





Graphic symbol

**Ordering information** 3.

**Ordering information** Table 3.

Type number	Package				
	Name	Description	Version		
BUK9MGP-55PTS	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1		

# 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
Limiting val						
$V_{DS}$	drain-source voltage	25 °C < T <sub>i</sub> < 150 °C		-	55	V
$V_{DGR}$	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega; 25 \text{ °C} < T_i < 150 \text{ °C}$		-	55	V
V <sub>GS</sub>	gate-source voltage	,		-15	15	V
I <sub>D</sub>	drain current	T <sub>sp</sub> = 25 °C; V <sub>GS</sub> = 5 V; see <u>Figure 3</u> ; see <u>Figure 7</u> ;	[1][2]	-	16.9	Α
		T <sub>sp</sub> = 100 °C; V <sub>GS</sub> = 5 V; see <u>Figure 3</u> ;	[1][2]	-	10.7	Α
I <sub>DM</sub>	peak drain current	$T_{sp}$ = 25 °C; $t_p \le 10 \mu s$ ; pulsed; see Figure 7		-	349	Α
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 1</u>		-	5.2	W
T <sub>stg</sub>	storage temperature			-55	150	°C
T <sub>j</sub>	junction temperature			-55	150	°C
V <sub>isol(FET-TSD)</sub>	FET to temperature sense diode isolation voltage			-	100	V
Limiting val	ues, FET2					
$V_{DS}$	drain-source voltage	25 °C < T <sub>j</sub> < 150 °C		-	55	V
$V_{DGR}$	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega; 25 \text{ °C} < T_j < 150 \text{ °C}$		-	55	V
$V_{GS}$	gate-source voltage			-15	15	V
I <sub>D</sub>	drain current	$T_{sp} = 25 \text{ °C}$ ; $V_{GS} = 5 \text{ V}$ ; see <u>Figure 4</u> ; see <u>Figure 8</u> ;	[1][2]	-	9.16	Α
		$T_{sp} = 100 ^{\circ}\text{C}$ ; $V_{GS} = 5 ^{\circ}\text{V}$ ; see Figure 4;	[1][2]	-	5.8	Α
$I_{DM}$	peak drain current	$T_{sp}$ = 25 °C; $t_p \le 10 \mu s$ ; pulsed; see <u>Figure 8</u>		-	148	Α
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 2</u>		-	3.9	W
T <sub>stg</sub>	storage temperature			-55	150	°C
Tj	junction temperature			-55	150	°C
$V_{isol(FET-TSD)}$	FET to temperature sense diode isolation voltage			-	100	V
Source-drain	n diode, FET1					
Is	source current	$T_{sp} = 25 ^{\circ}C;$	[1][2]	-	7.3	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{sp} = 25 \ ^{\circ}C$		-	349	Α
Source-drain	n diode, FET2					
Is	source current	$T_{sp} = 25 ^{\circ}C;$	[1][2]	-	5.5	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{sp} = 25 \ ^{\circ}C$		-	148	Α
Avalanche r	uggedness, FET1					
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 16.9 A; $V_{sup} \le 55$ V; $V_{GS}$ = 5 V; $T_{j(init)}$ = 25 °C; unclamped; see <u>Figure 5</u> ;	[3][4] [5]	-	929	mJ
Avalanche r	uggedness, FET2					
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 9.16 A; $V_{sup} \le 55$ V; $V_{GS}$ = 5 V; $T_{j(init)}$ = 25 °C; unclamped; see <u>Figure 6</u> ;	[3][4] [5]	-	360	mJ

Table 4. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Electrosta	tic discharge, FET1				
$V_{ESD}$	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 kΩ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted	-	4	kV
		HBM; C = 100 pF; R = 1.5 k $\Omega$ ; all pins	-	0.15	kV
Electrosta	tic discharge, FET2				
V <sub>ESD</sub>	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 kΩ; pins 8, 11 and 15 to pins 6, 7, 12, 13 and 14 shorted	-	4	kV
		HBM; C = 100 pF; R = 1.5 k $\Omega$ ; all pins	-	0.15	kV

- [1] Single device conducting.
- [2] Current is limited by chip power dissipation rating.
- [3] Single-pulse avalanche rating limited by maximum junction temperature of 150 °C.
- [4] Repetitive rating defined in avalanche rating figure.
- [5] Refer to application note AN10273 for further information.




Fig 1. Normalized total power dissipation as a function of solder point temperature, FET1




Fig 2. Normalized total power dissipation as a function of solder point temperature, FET2






Fig 3. Continuous drain current as a function of solder point temperature, FET1.

 $V_{GS} \ge 5V$ 




- (1) Single-pulse;  $T_j = 25 \,^{\circ}C$ .
- (2) Single-pulse;  $T_i = 150 \,^{\circ}C$ .
  - (3) Repetitive.

Fig 5. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time, FET1




 $V_{GS} \ge 5V$ 

Fig 4. Continuous drain current as a function of solder point temperature, FET2.




- (1) Single-pulse;  $T_j = 25 \,^{\circ}C$ .
- (2) Single-pulse;  $T_i = 150 \,^{\circ}C$ .
  - (3) Repetitive.

Fig 6. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time, FET2



 $T_{sp} = 25 \,^{\circ}C; I_{DM}$  is single pulse

Fig 7. Safe operating area; continuous and peak drain currents as a function of drain-source voltage, FET1.




 $T_{sp} = 25 \,^{\circ}C; I_{DM}$  is single pulse

Fig 8. Safe operating area; continuous and peak drain currents as a function of drain-source voltage, FET2

### 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from	FET1	-	-	24	K/W
	junction to solder point	FET2	-	-	32	K/W
R <sub>th(j-a)</sub> thermal resistance from junction to ambient	thermal resistance from junction to ambient	mounted on printed-circuit board; Both channel conducting; zero heat sink area; see Figure 9; see Figure 10	-	73	-	K/W
		mounted on printed-circuit board; Both channel conducting; 200 mm² copper heat sink area; see Figure 9; see Figure 11	-	60	-	K/W
		mounted on printed-circuit board; Both channel conducting; 400 mm <sup>2</sup> copper heat sink area; see Figure 9; see Figure 12	-	51	-	K/W
		mounted on printed-circuit board; One channel conducting; zero heat sink area; see Figure 9; see Figure 10	-	105	-	K/W
		mounted on printed-circuit board; One channel conducting; 200 mm <sup>2</sup> copper heat sink area; see Figure 9; see Figure 11	-	90	-	K/W
		mounted on printed-circuit board; One channel conducting; 400 mm <sup>2</sup> copper heat sink area; see Figure 9; see Figure 12	-	78	-	K/W



(1) One channel conducting dissipating 500mW.

(2) Both channels conducting each dissipating 500 mW. Zero air flow

Fig 9. Thermal resistance from junction to ambient as a function of printed-circuit board (PCB) heat sink area




Fig 10. PCB used for thermal tests; zero heat sink area




Fig 11. PCB used for thermal tests; heat sink area 200 mm<sup>2</sup>




Fig 12. PCB used for thermal tests; heat sink area 400 mm<sup>2</sup>




Fig 13. Transient thermal impedance from junction to ambient as a function of pulse duration, FET1 (PCB used for thermal tests; heat sink area 400mm²)




Fig 14. Transient thermal impedance from junction to ambient as a function of pulse duration, FET2 (PCB used for thermal tests; heat sink area 400mm²)

## 6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics, FET1					
V <sub>(BR)DSS</sub> drain-source		$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 ^{\circ}C$	55	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	50	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 25 °C; see <u>Figure 21</u> ; see <u>Figure 22</u>	1	1.5	2	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see <u>Figure 21</u> ; see <u>Figure 22</u>	-	-	2.3	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 150 °C; see <u>Figure 21</u> ; see <u>Figure 22</u>	0.5	-	-	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	0.02	3	μΑ
		$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	125	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 15 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	2	300	nA
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 5 \text{ V}$ ; $I_D = 10 \text{ A}$ ; $T_j = 25 \text{ °C}$ ; see Figure 23; see Figure 25	-	8.6	10	mΩ
		$V_{GS} = 5 \text{ V}$ ; $I_D = 10 \text{ A}$ ; $T_j = 150 \text{ °C}$ ; see Figure 25; see Figure 23	-	-	18	mΩ
		$V_{GS} = 4.5 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{C}; \text{ see}$ Figure 23; see Figure 25	-	9.4	11.1	mΩ
		$V_{GS} = 10 \text{ V}$ ; $I_D = 10 \text{ A}$ ; $T_j = 25 \text{ °C}$ ; see Figure 23; see Figure 25	-	8.1	9	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	$T_j = 25 ^{\circ}\text{C};  V_{GS} = 5 ^{\circ}\text{V};  \text{see}  \frac{\text{Figure 27}}{\text{Figure 27}}$	8100	9000	9900	A/A
S <sub>F(TSD)</sub>	temperature sense diode temperature coefficient	$I_F = 250 \mu A; 25 \text{ °C} < T_j < 150 \text{ °C}; see  Figure 29$	-5.4	-5.7	-6	mV/K
$V_{F(TSD)}$	temperature sense diode forward voltage	$I_F = 250 \mu A; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 29}}{}$	2.855	2.9	2.945	V
Static cha	racteristics, FET2					
V <sub>(BR)DSS</sub>	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	55	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	50	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 25 °C; see Figure 21; see Figure 22	1	1.5	2	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see Figure 21; see Figure 22	-	-	2.3	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 150 °C; see Figure 21; see Figure 22	0.5	-	-	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	3	μΑ
		$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	125	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 15 \text{ V}; T_j = 25 \text{ °C}$	-	2	300	nA

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 5 \text{ A}; T_j = 25 ^{\circ}\text{C}; \text{ see } \frac{\text{Figure}}{24}; \text{ see } \frac{\text{Figure } 26}{24}$	-	21.3	25	mΩ
		$V_{GS} = 5 \text{ V}$ ; $I_D = 5 \text{ A}$ ; $T_j = 150 \text{ °C}$ ; see Figure 24; see Figure 26	-	-	46.8	mΩ
		$V_{GS} = 4.5 \text{ V}; I_D = 5 \text{ A}; T_j = 25 \text{ °C}; \text{ see}$ Figure 24; see Figure 26	-	23.7	27.9	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 5 \text{ A}; T_j = 25 \text{ °C}; \text{ see}$ Figure 24; see Figure 26	-	20.3	22.6	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	$T_j = 25 ^{\circ}\text{C};  V_{GS} = 5 ^{\circ}\text{V};  \text{see}  \frac{\text{Figure 28}}{\text{Figure 28}}$	5910	6570	7227	A/A
S <sub>F(TSD)</sub>	temperature sense diode temperature coefficient	$I_F = 250 \mu A; 25 \text{ °C} < T_j < 150 \text{ °C}; see  Figure 29$	-5.4	-5.7	-6	mV/K
$V_{F(TSD)}$	temperature sense diode forward voltage	$I_F = 250 \mu A; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 29}{\text{Figure } 29}$	2.855	2.9	2.945	V
Dynamic	characteristics, FET1					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 10 \text{ A}$ ; $V_{DS} = 44 \text{ V}$ ; $V_{GS} = 5 \text{ V}$ ; see	-	54	-	nC
$Q_{GS}$	gate-source charge	Figure 30	-	9.4	-	nC
$Q_{GD}$	gate-drain charge		-	21.5	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	3884	5178	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 32</u>	-	540	648	pF
C <sub>rss</sub>	reverse transfer capacitance		-	247	338	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 3 \Omega; V_{GS} = 5 \text{ V};$	-	41	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 10 \Omega$	-	94	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	184	-	ns
t <sub>f</sub>	fall time		-	98	-	ns
L <sub>D</sub>	internal drain inductance	From pin to centre of die	-	0.85	-	nΗ
L <sub>S</sub>	internal source inductance	From source lead to source bonding pad	-	1.9	-	nΗ
Dynamic	characteristics, FET2					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 5 \text{ A}$ ; $V_{DS} = 44 \text{ V}$ ; $V_{GS} = 0 \text{ V}$ ; see	-	23	-	nC
Q <sub>GS</sub>	gate-source charge	Figure 31	-	3.4	-	nC
$Q_{GD}$	gate-drain charge		-	9	-	nC
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz;	-	1736	2315	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 33</u>	-	244	293	pF
C <sub>rss</sub>	reverse transfer capacitance		-	119	163	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 6 \Omega; V_{GS} = 5 \text{ V};$	-	29	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 10 \Omega$	-	44	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	91	-	ns
t <sub>f</sub>	fall time		-	46	-	ns

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$L_D$	internal drain inductance	From pin to centre of die		-	0.85	-	nΗ
L <sub>S</sub>	internal source inductance	From source lead to source bonding pad		-	2	-	nΗ
Source-dra	ain diode, FET1						
$V_{SD}$	source-drain voltage	$I_S = 10 \text{ A}$ ; $V_{GS} = 0 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see Figure 34		-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time		[1]	-	66.4	-	ns
Q <sub>r</sub>	recovered charge	$V_{DS} = 30 \text{ V};$		-	126	-	nC
Source-dra	ain diode, FET2						
$V_{SD}$	source-drain voltage	$I_S = 5 \text{ A}$ ; $V_{GS} = 0 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see <u>Figure</u> 35		-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 5 \text{ A}$ ; $dI_S/dt = -100 \text{ A/}\mu\text{s}$ ; $V_{GS} = -10 \text{ V}$ ;		-	44	-	ns
Qr	recovered charge	V <sub>DS</sub> = 30 V		-	69	-	nC

#### [1] xsa






Fig 15. Output characteristics: drain current as a function of drain-source voltage; typical values, FET1




 $T_j = 25 \,{}^{\circ}C; t_p = 300 \,\mu s$ 

Fig 16. Output characteristics: drain current as a function of drain-source voltage; typical values, FFT2




 $T_j = 25 \,{}^{\circ}C; I_D = 10A$ 

Fig 17. Drain-source on-state resistance as a function of gate-source voltage; typical values, FET1




 $T_j = 25 \,{}^{\circ}C; I_D = 10A$ 

Fig 18. Drain-source on-state resistance as a function of gate-source voltage; typical values, FET2




 $T_i = 25 \,^{\circ}C; V_{DS} = 25 \,^{\circ}V$ 

Fig 19. Forward transconductance as a function of drain current; typical values, FET1




 $T_i = 25 \,^{\circ}C; V_{DS} = 25 \, V$ 

Fig 20. Forward transconductance as a function of drain current; typical values, FET2



 $T_i = 25$  °C; $V_{DS} = V_{GS}$ 

Fig 21. Sub-threshold drain current as a function of




 $T_i = 25 \,^{\circ}C; t_p = 300 \,\mu s$ 

120

160<sub>I<sub>D</sub></sub> (A) 200


80

Fig 23. Drain-source on-state resistance as a function of drain current; typical values, FET1



 $I_D = 1 \, mA; V_{DS} = V_{GS}$ 

Fig 22. Gate-source threshold voltage as a function of junction temperature, FET1 and FET2



 $T_j = 25 \,^{\circ}C; t_p = 300 \,\mu s$ 

Fig 24. Drain-source on-state resistance as a function of drain current; typical values, FET2

0

0

40

001aae823




Fig 25. Normalized drain-source on-state resistance factor as a function of junction temperature, FET1




Fig 26. Normalized drain-source on-state resistance factor as a function of junction temperature, FET2






Fig 27. Ratio of drain current to sense current as a function of gate-source voltage; typical values, FET1




 $T_i = 25 \,^{\circ}C; I_D = 5A$ 

Fig 28. Ratio of drain current to sense current as a function of gate-source voltage; typical values, FET2




 $I_F = 250 \,\mu A$ 

Fig 29. Temperature sense diode forward voltage as a function of junction temperature; typical values, FET1 and FET2




 $T_j = 25 \,{}^{\circ}C; I_D = 10A$ 

Fig 30. Gate-source voltage as a function of turn-on gate charge; typical values, FET1



$$T_j = 25 \,{}^{\circ}C; I_D = 10A$$

Fig 31. Gate-source voltage as a function of turn-on gate charge; typical values, FET2



 $V_{GS} = 0V; f = 1MHz$ 

Fig 32. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values, FET1








Fig 34. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values, FET1



 $V_{GS}=0\,V; f=1MHz$ 

Fig 33. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values, FET2



 $V_{GS} = 0 V$ 


Fig 35. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values, FET2

16 of 20

## 7. Package outline

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014

0.009

0.49

0.29

OUTLINE	OUTLINE REFERENCES				EUROPEAN	ICCUE DATE
VERSION	IEC	JEDEC	DEC JEITA PROJECTION		ISSUE DATE	
SOT163-1	075E04	MS-013				<del>99-12-27</del> 03-02-19

0.394

0.016

Fig 36. Package outline SOT163-1

0.004

0.089



# 8. Revision history

#### Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9MGP-55PTS_1	20090514	Product data sheet	-	-

### 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

#### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# **BUK9MGP-55PTS**

## **Dual TrenchPLUS logic level FET**

## 11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics
6	Characteristics
7	Package outline
8	Revision history18
9	Legal information19
9.1	Data sheet status
9.2	Definitions19
9.3	Disclaimers
9.4	Trademarks19
10	Contact information 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

